This paper proposes buffer cache architecture. The proposed model consists of three units
INTRODUCTION
Buffer caches play an important role in database management systems. The size of the buffer cache plays a significant role in its performance. Pre-fetching plays a significant role in buffer cache performance. Various algorithms for buffer cache have been proposed. Some of them are LFU, LFU-k, 2Q, FBR, LRFU. The author in [12] proposes a buffer cache algorithm with pre-fetching that performs better than the waiting roomweighing room algorithm proposed in [3] . Pre-fetching has also been proven to be effective as discussed in [3, 4, 7 and 8] . File system speed has impact on buffer cache management [1] . The Least Recently Used replacement algorithm (LRU replacement) is often used in buffer cache. The major performance issue is that the LRU replacement entry is accessed after being evicted from the buffer cache. Pre-fetching helps in performance to a certain extent if the access pattern is sequential. This paper proposes an architecture which saves the LRU evicted entry inside the main memory in a separate unit called LRU Evict Unit. This reduces the number of misses based on the access pattern. The concept of access distance is used. This concept refers to the number of distinct entries that are accessed between consecutive accesses to a record. For example if the access pattern were 100, 200, 300, 100, 200, the access distance for 100 is 2 at time = 4 units as 200, 300 are accessed before it is accessed again.
An algorithm to place/replace entries in the proposed buffer cache model is developed. It is simulated for sequential and random input. The performance for sequential input is comparable with LRU replacement algorithm. A performance improvement of 3% is seen for random input.
The rest of the paper is organized as follows. Section 2 gives the Motivation, section 3 proposed model, section 4 Simulations, section 5 Conclusion and section 6 lists the references.
MOTIVATION
Consider a buffer cache of size four entries. Let the pre-fetch unit for this cache consist of three entries. Consider the following record access. Let the record id be 100, 200, 300, 400, 500, 600, 100. In the LRU replacement algorithm misses for 100, 200, 300, 400 happens with total number of misses = 4. The record id 500 replaces record id 100 by LRU replacement algorithm with number of misses = 5. Misses occur for 600 and 100 with total misses = 7. Consider the following architecture with associated algorithm; the system has a LRU Evict Unit in addition to the main buffer cache unit and Pre-fetch unit. The size of this unit is two entries. According to the above algorithm, misses occur for 100, 200, 300, 400 with total number of misses = 4. For 500, the record with record id 100 is replaced. The record with record id 100 is placed in the LRU Evict unit. Record with id 600 replaces record with id 200 which is placed in the LRU Evict unit. The total number of misses is = 6. For record with record id 100, a hit is observed in LRU Evict Unit. It is transferred into the Pre-fetch Unit. There is an increase in number of hits in this algorithm. This is the motivation behind this paper.
Check if the address is in

PROPOSED ARCHITECTURE
The proposed system is shown in Figure 1 . The system consists of three parts.
1. Main cache unit 2. LRU Evict 3. Pre-fetch Unit The record is searched for in the Main Cache Unit depicted by (1). If not found, it is searched in Pre-fetch Unit and fetched to Main Cache Unit depicted by (2) . The victim of replacement is placed in LRU Evict Cache depicted by (3). If not found in Prefetch Unit, the record is searched in the LRU Evict Unit and placed in Pre-fetch Unit depicted by (4). The Pre-fetch Unit is assumed to have size to place n number of records n>1. The size of the LRU and Pre-fetch unit is assumed to be less than the Main cache unit.
The algorithm for the proposed architecture is given next.
Algorithm LRU_Retain_Buffer Cache Algorithm: Given an address a this algorithm returns TRUE if it is found in the cache unit else returns FALSE The time complexity of the algorithm is O (n) for n records. The algorithm gives a second chance for access to the LRU block that is evicted from the Main Cache unit by placing it in LRU Evict unit. A record which is accessed at time x, is placed in LRU Evict on becoming LRU candidate and stays in the LRU Evict Unit till it is accessed next or becomes LRU record in it. The size of the LRU Evict Unit and Pre-fetch Unit play an important role in the performance of the algorithm. For the best case, if the size of the LRU Evict is equal to the total number of distinct addresses in the application, only the first access to the record will incur a miss.
SIMULATIONS
The proposed algorithm is simulated for sequential and random input. C routines were written to generate the record ids for sequential and random access. The performance of the proposed model and the LRU replacement algorithm are comparable for sequential input with 99% hits. The performance of the algorithm is shown in Table 1 and Table 2 for random input of size 100000 entries. For a given buffer cache size, the sizes of the LRU Evict Unit and Pre-fetch Unit are varied. It is observed that for a given buffer cache size, the misses are minimum for pre-fetch unit of 64 entries for LRU Evict Unit sizes of 64, 32, 16, 8, 4, 2. The pre-fetch unit size was varied from 64 to 2 in powers of two for this study. In these tables c stands for the LRU Evict Unit size and p stands for Pre-fetch Unit size in number of entries. If the buffer cache size is greater than the number of unique entries in the run, the number of misses is equal to the number of unique entries. This was verified for various sizes of the LRU Evict Unit and Pre-fetch Unit. Table 3 gives this data for random input. The algorithm is compared with traditional LRU replacement algorithm. A performance improvement of 3% was seen. This is shown in Table 4 . 
CONCLUSION
This paper proposes an algorithm for buffer cache. The proposed algorithm assumes that the system has three units Main cache unit, LRU Evict Unit and Pre-fetch Unit. The algorithm is based on the concept of providing second chance to the LRU accessed record in the buffer cache. The algorithm is simulated and performance improvement of 3% is seen over LRU replacement algorithm for random input while the performance is comparable with LRU replacement algorithm for sequential input.
